

Branch & bound: An Algorithm for Divisible Load Scheduling with Result Collection on Heterogeneous Systems

Farzad Norouzi Fard¹, Sasan Mohammadi², Faezeh Norouzi Fard³

¹ Islamic Azad University south Tehran branch

² Islamic Azad University south Tehran branch

³ Islamic Azad University Tabriz science & research branch

(¹st_f_norouzifard@azad.ac.ir, ²s_mohammadi@azad.ac.ir, ³faezeh_fard21@yahoo.com)

Abstract- in this paper we study divisible load scheduling with result collection on heterogeneous system. Divisible loads represent computations which can be arbitrarily divided into parts and performed independently parallel. The scheduling problem consists in distributing the load in a heterogeneous system taking into account communication and computation times, so that the whole processing time is as short as possible. Since our scheduling problem is computationally hard, we propose a Branch & Bound algorithm. By simulating and comparing results, it is observed which this result produces better answers than other methods, it means that, branch & bound algorithm have less total average of relative error percentage in the variety Heuristic functions.

Keywords- *divisible load scheduling; Heterogeneous System; Branch & bound algorithm.*

I. INTRODUCTION

Nowadays the problem of working scheduling heterogeneous system has specific importance because of the necessity of optimize using calculating processors and also spending less time for performing of scheduling algorithms.

In this paper we study divisible load scheduling with result collection on heterogeneous which has star network. In this system, processors Efficiency, communication network topology and speed of network lines can be different. Scheduling works in heterogeneous system is computationally hard. One of the computation models is divisible load. Divisible load model originated in the late 1980s [1, 2].

Surveys of divisible load theory (DLT), including applications, can be found in [3, 4]. DLT proved to be a valuable tool for modeling processing of big volumes of data [5, 6] includes image processing [7], signal processing, data mining and research in Database [8]; calculate linear algebra [9] and multimedia functions [10]. Distributing the load causes inevitable communication delays. To shorten them, the load may be sent to processors in small chunks rather than in one long message. This way the computations start earlier. Such multi-installment or multi-round divisible load processing was proposed first in [11]. Memory limitations for single-

installment communications were studied in [12], where a fast heuristic has been proposed. In [13] it was shown that this problem is NP-hard if a fixed startup time is required for initiation of communications.

In this theory we use master-slave model. The load located on master. Master computer divides divisible load between slaves, when slave computers received all load start processing. Each slave computers after finishing of processing report the result to master. The problem consists in finding a communication sequence, the schedule of communications from the originator to the workers, and sizes of transferred load pieces, so the total responding time becomes minimum.

In previous researches amount of slave results hypothesized low so that we ignore time delay for sending this data to master; but nowadays, researchers hypothesizing time delay for returning back slave results to master computer.

If M is number of computer, to consider different arrangements, time complexity is $O(M!^2)$.

It has not already represented a certain algorithm with polynomial time complexity that can produce answer less time in all cases but existent creative ways are LifoC, FifoC [14, 15], ITERLP [16], Sport [17, 18], and GA [19].

Our aim is to suggest Branch and bound algorithm for solving divisible load scheduling with result collection on heterogeneous systems. The rest of this paper is organized as follows. In section 2 the problem is formulated. Section 3 describes Branch and bound algorithm for solving DLS problem. The results presented in section 4. The last section is dedicated to conclusions.

II. SYSTEM MODEL AND PROBLEM DEFINITION

The network model to be considered here consists of $(M + 1)$ processors interconnected through M links in a single-level tree fashion as shown in Fig. 1.




Fig. 1 A heterogeneous star network




Fig. 2 schedule for M=3

In this model $P = \{p_0, p_1, \dots, p_m\}$ is $M+1$ computers that the master processor (p_0) as the root node of the tree and the slave processors as the leaf nodes. $E = \{E_1, E_2, \dots, E_m\}$ is the set of computation parameters of the slave computers, and $C = \{C_1, C_2, \dots, C_m\}$ is the set of communication parameters of the network links. E_k is the reciprocal of the speed of processor p_k , and C_k is the reciprocal of the bandwidth of link l_k . In this model, L is the whole dividable load that exists in master computer. Since it does not damage problem, we suppose that $L=1$. The source p_0 splits L into parts and sends them to the respective processors p_1, \dots, p_m for computation. Each such set of m parts known as a load distribution $\alpha = \{\alpha_1, \alpha_2, \dots, \alpha_m\}$.

All processors follow a single-port and no-overlap communication model, implying that processors can communicate with only one other processor at the time, and communication and computation cannot occur simultaneously.

If the allocated load fraction is α_k , then the returned result is equal to $\delta\alpha_k$, where $0 \leq \delta \leq 1$. The constant δ is application specific, and is the same for all processors for a particular load specific, and is the same for all processors for a particular load specific. For a load part α_k , $\alpha_k C_k$ is the transmission time from p_0 to p_k , $\alpha_k E_k$ is the time it takes p_k to perform the requisite processing on α_k , and $\delta\alpha_k C_k$ is the time it takes p_k to transmit the results back to p_0 . σ_a and σ_c are two permutations of order m that represent the allocation and collection sequences respectively. $\sigma_a[k]$ and $\sigma_c[k]$ denote the processor number that occurs at index $k \in \{1, \dots, m\}$. $\sigma_a[k]$ and $\sigma_c[k]$ are two lookup functions that return the index of the processor k in the allocation and collection sequences. Purpose of scheduling is to find the sequence pair (σ_a, σ_c) , and $\alpha_{[1..k]}$ that minimize total processing time. The total processing time is started from the time of load distribution until receiving the last process from master processors. Result collection phase begins only after the entire load fraction has been processed, and is ready for transmission back to the source. This is known as a block based system model, since each phase forms a block on the time line Fig. 2.

As σ_a and σ_c are determined, we can find $\alpha_{[1..k]}$ with linear programming as below:

$$\sum_{j=1}^{\sigma_a(k)} \alpha_{\sigma_a[j]} C_{\sigma_a[j]} + \alpha_k E_k + \sum_{j=\sigma_c(k)}^m \delta\alpha_{\sigma_c[j]} C_{\sigma_c[j]} \leq T \quad (1)$$

$$\sum_{j=1}^m \alpha_{\sigma_a[j]} C_{\sigma_a[j]} + \sum_{j=1}^m \delta\alpha_{\sigma_c[j]} C_{\sigma_c[j]} \leq T \quad (2)$$

$$\sum_{j=1}^m \alpha_j = J \quad (3)$$

$$T \geq 0, \alpha_k \geq 0, k = 1, \dots, m \quad (4)$$

In the above formulation, for a pair (σ_a, σ_c) , (1) imposes the no-overlap constraint. The single-port communication model is enforced by (2). The fact that the entire load is distributed among the processors is ensured by (3). This is known as the normalization equation. The non-negativity of the decision variables is ensured by constraint (4) [20]. By using branch and bound algorithm to find $\sigma_a[1..m]$, $\sigma_c[1..m]$ and $\alpha_{[1..k]}$. There is $(m!)$ Possible permutations each of σ_a and σ_c , and the linear program has to be evaluated $(m!)^2$ times to determine the globally optimal solution.

III. BRANCH & BOUND ALGORITHM FOR SOLVING DLS PROBLEM

Branch and bound algorithm is one of the trees and graphs traversal and exploring methods. Branch and bound algorithm is performed like below:

- Tree travers
- Heuristic function
- Pruning branches

At the beginning the root node is selected, once the root is selected its children will be created. After that heuristic function will work on all children and compare their answers. Then it will select the child who had the best result and it repeats this action until the result is found. We probably can find many answers for DLT about Branch and bound algorithm ended when the first answer is found. Branch and bound algorithm Travers tree as BFS and use heuristic functions for pruning branches. In Fig. 3 we display how to extend nodes.




Fig. 3 extending node in Branch and bound

In our tendered algorithm (Branch and bound LifoC), first the selected computer and its father be located in allocations list then total slaves that aren't appeared in the allocations list, are sorted by increasing C (band width), after that we call heuristic function with this data.

IV. COMPUTATIONAL EXPERIMENTS

In experiments, we compared efficiency of Branch and bound algorithm by Sport, LifoC and Genetic Algorithms. We performed our Tests by Amd Athelon Dual 3.0 Ghz with 2 Gigabyte RAM in Matlab environment. To display a heterogeneous system we consider 25 different cases of C and E. For every 25 cases, m value of C and E produced randomly. In all tests, we calculated time of process for each algorithm. If T_{opt} shows us the time of process for optimal algorithm and T_v shows the time of process for other algorithms, the percentage of relative error (ΔT_v) was calculated as formulation (5).

$$\Delta T_v = \frac{T_v - T_{opt}}{T_{opt}} \times 100\% \quad (5)$$

Since we produce 25 different cases of heterogeneous system, the average of relative error percentage is calculating as formulation (6).

$$\overline{\Delta T_v} = \frac{\sum_{k=1}^{25} (\Delta T_v)_k}{25} \quad (6)$$

In order to consider the effects of δ parameter in mention algorithm, the result time obtains experiments which have been done for M=4, 5 and $\delta = 0.1, 0.2, \dots, 1$, and the average of relative errors has been shown in Fig (4,5).

In these figs, we see average error percentage of Genetic algorithm, Sport, LifoC and Branch and Bound LifoC for 4 and 5 slave computers.

As displayed in Fig. 4, when we have 4 slaves computer, Branch and Bound algorithm in much δ value has lowest average of relative error percentage. Considering the running time being less in Branch and Bound algorithm, we can introduced it as the best algorithm.




Fig. 4 average of relative error percent

With respect to the efficiency of Branch and Bound algorithm and Genetic algorithm rather than the other two, we compare them in Fig. 5.




Fig. 5 average of relative error percentage

For m=5 and $\delta=0.7$, The Run time & average of relative errors percentage for all of algorithm has been shown in Table 1.

TABLE 1. RUN TIME & AVERAGE OF RELATIVE ERROR PERCENTAGE FOR M=5 & $\Delta=0.7$

Algorithm	Run time	Average of relative error percentage
Optimal algorithm	182.6719	0
Branch & Bound algorithm	0.2125	0.000299117
Genetic algorithm	30.5712	0.000637334
LifoC algorithm	0.0125	0.0039602808
FifoC algorithm	0.015	0.074704891
Sport algorithm	0.0025	0.183.05

CONCLUSION

In this paper, a new heuristic algorithm, Branch and Bound, for the scheduling of divisible loads on heterogeneous systems and considering the

Result collection phase is presented. A large number of simulations are performed and it is found that Branch and Bound consistently delivers near optimal performance.

As future work, an algorithm with similar performance, but with better cost characteristics than Branch and Bound LifoC needs to be found. Another important area would be to extend the results to multi-level processor trees.

REFERENCES

- [1] R. Agrawal, H.V. Jagadish, "Partitioning Techniques for Large-Grained Parallelism", IEEE Transactions on Computers 37(12), 1627-1634 (1988)
- [2] Y.-C.Cheng, T.G.Robertazzi, "Distributed computation with communication delay". IEEE Transactions on Aerospace and Electronic Systems 24, 700-712 (1988)
- [3] V.Bharadwaj, D.Ghose, V.Mani, T.G.Robertazzi. "Scheduling Divisible Loads in Parallel And Distributed Systems", IEEE Computer Society Press, Los Alamitos CA (1996)
- [4] T.G. Robertazzi. "Ten reasons to use divisible load theory", IEEE Computer, 36, 63-68 (2003)
- [5] Bharadwaj, V., Ghose, D., Robertazzi, T. G., "Divisible Load Theory: A New Paradigm for Load Scheduling in Distributed Systems", Cluster Computing, vol.6, no.1, pp.7-17, Jan. 2003.
- [6] Jingxi, J., Bharadwaj, V., Ghose, D., "Adaptive Load Distribution Strategies for Divisible Load Processing on Resource Unaware Multilevel Tree Networks", IEEE Transactions on Computers, vol. 65, no. 7, pp. 99-1005, 2007.
- [7] Li, X., Bharadwaj, V., KO, C. C., "Distributed Image Processing on a Network of Workstations", Int'l J. Computers and Applications, vol. 25, no. 2, pp. 1-10, 2003.
- [8] Blazewicz, J., Drozdowski, M., Markiewicz, M., "Divisible Task Scheduling: Concept and Verification", Parallel Computing, vol. 25, pp. 87-98, 1990.
- [9] Chan, S., Bharadwaj, V., Ghose, D., "Large Matrix-Vector Products on Distributed Bus Networks with Communication Delays Using the Divisible Load Paradigm: Performance and Simulation", Math. And Computers in Simulation, vol. 58, pp.71-92, 2001.
- [10] Altılar, D. Paker, Y., "Optimal Scheduling Algorithms for Communication Constrained Parallel Processing", Proc. Eighth Int'l Euro-Par Conf. pp. 197-206, 2002.
- [11] V.Bharadwaj, D.Ghose, V.Mani, "Multi-installment Load Distribution in Tree Networks with Delays". IEEE Transactions on Aerospace and Electronic Systems 31, 555-567 (1995)
- [12] X.Li, V.Bharadwaj, C.C.Ko, "Processing divisible loads on single-level tree networks with buffer constraints", IEEE Transactions on Aerospace and Electronic Systems 36, 1298-1308 (2000)
- [13] M. Drozdowski, P. Wolniewicz, "Optimum divisible load scheduling on heterogeneous stars with limited memory", European Journal of Operational Research 172, 545-559 (2006)
- [14] Rosenberg, A. L., "Sharing Partitionable Workloads in Heterogeneous NOWs: Greedier Is not Better", IEEE International Conf. on Cluster Computing, pp. 124-131, Newport Beach, CA, Oct. 2001.
- [15] Beaumont, O., Marchal, L., Rehn, V., Robert Y., "FIFO Scheduling of Divisible Loads with Return Messages Under the One Port Model", Proc. Heterogeneous Computing Workshop HCW'06, April 2006.
- [16] Ghatpande, A., Nakazato, H., Watanabe, H., Beaumont, O., "Divisible Load Scheduling with Result Collection on Heterogeneous Systems", Proc. Heterogeneous Computing Workshop (HCP 2008), April 2008.
- [17] Ghatpande, A., Nakazato, H., Beaumont, O., Watanabe, H., "SPORT: An Algorithm for Divisible Load Scheduling With Result Collection on Heterogeneous Systems", IEICE Transactions on Communications, vol. E91-B, no. 8 August 2008.
- [18] Ghatpande, A., Nakazato, H., Beaumont, O., Watanabe, H., "Analysis of Divisible Load Scheduling with Result Collection on Heterogeneous Systems", IEICE Transactions on Communications, vol. E91-B, no. 7, July 2008.
- [19] Suresh, S., Mani,V., Omkar, S. N., Kim, H. J., "Divisible Load Scheduling in Distributed Systems with Buffer Constraints: Genetic Algorithm and Linear Programming Approach", International Journal of Parallel, Emergent and Distributed Systems, Vol. 21, No. 5, pp. 303-321, Oct. 2006.
- [20] Vanderbei, R. J., *Linear Programming: Foundations and Extensions*, 2nd Ed., International Series in Operations Research & Management, vol. 37, Kluwer Academic Publishers, 2001.
- [21] C.H. Lee and K.G. Shin, "Optimal task assignment in homogeneous networks" IEEE Trans. Parallel Distrib. Syst., vol.8, no.2, pp.119129, Feb. 1997.
- [22] G.D. Barlas, "Collection-aware optimum sequencing of oprations and closed-form solutions for the distribution of divisible load on arbitrary processor trees," IEEE Trans. Parallel Distrib. Syst., vol.9, no.5, pp.429-441, May 1998.

Farzad Norouzi Fard. He is now with the Department of mechatronics, Islamic azad university south Tehran branch. (Email: st_f_norouzifard@azad.ac.ir)